



# **IBM** Field Engineering **Handbook**

IBM Confidential

**System/360 Model 50**

**IBM Confidential**

**IBM** Field Engineering Handbook  
**System/360 Model 50**

**IBM CONFIDENTIAL**

This document contains information of a proprietary nature. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE. None of this information shall be divulged to persons other than IBM employees authorized by the nature of their duties to receive such information or individuals or organizations who are authorized in writing by the Systems Development Division in accordance with existing policy regarding release of company information.

MAJOR REVISION (December 1965)

This edition, Form Z22-2855-1, is a major revision of Form Z22-2855-0, which it obsoletes.

Address comments concerning the contents of this publication to:  
IBM Corporation, FE Manuals, Dept. B96, PO Box 390,  
Poughkeepsie, New York 12602

CONTENTS

MACHINE VOLTAGES PRESENT WITH POWER OFF OR WITH DC OFF . . .	4
List of Model 50 Manuals . . . . .	4
CPU . . . . .	5
Data Flow . . . . .	5
ALD Page Index . . . . .	7
Control Field Chart Page Index . . . . .	20
Basic Timings for 2050 Processing Unit . . . . .	21
Board Locations in Gates . . . . .	23
Error Register . . . . .	23
Board Layouts . . . . .	24
CONSOLE . . . . .	26
Common/Multiplexor Channel Roller - Left Side . . . . .	26
Common/Multiplexor Channel Roller - Right Side . . . . .	27
Selector Channel Roller - Left Side . . . . .	28
Selector Channel Roller - Right Side . . . . .	29
CPU Roller #1 - Left Side . . . . .	30
CPU Roller #1 - Right Side . . . . .	31
CPU Roller #2 - Left Side . . . . .	32
CPU Roller #2 - Right Side . . . . .	33
Indicator Latch Location Table . . . . .	34
FLT Scan Log Decoder . . . . .	39
MAIN STORAGE . . . . .	41
Logic Flow . . . . .	41
Main Storage Timing . . . . .	43
Arrangement of Units of Storage . . . . .	44
Cable Color Coding . . . . .	44
Storage Arrays . . . . .	45
Storage Array End Board D1 . . . . .	46
Storage Array Interface (Board D1) . . . . .	47
Main Storage Functions of Addressing Bits . . . . .	49
Address Bits 13 and 14 Relationship to Strobe -- Inhibit Segments, Planes and Addresses . . . . .	50
Local Storage Address Segments . . . . .	50
BUMP STORAGE . . . . .	51
Subchannel Word Format . . . . .	51
LOCAL STORAGE . . . . .	52
Functions of Local Storage Addressing Bits . . . . .	52
STORAGE PROTECT . . . . .	53
Storage Protection Addressing . . . . .	53
Storage Protection Data Flow . . . . .	54
Storage Protection Logic . . . . .	55
READ-ONLY STORAGE . . . . .	57
CROS Logic Flow . . . . .	57
Binary Decode of ROAR to 1 of 64 Drive Lines . . . . .	58
Binary Decode of ROAR to Select Lines . . . . .	59
CROS Plane Locations - Top View . . . . .	59
Read-Only Address Register . . . . .	60
POWER SEQUENCING . . . . .	61
Power-On Sequence Chart . . . . .	61
DC Off Sequence Chart . . . . .	63
CHANNELS . . . . .	64
Selector Channel Latches . . . . .	64
WCC Requests to the Common Channel . . . . .	67
CECC Requests to the Common Channel . . . . .	68
Common Channel to CPU Replies . . . . .	69
CSW Data for "Load 64" . . . . .	72
Multiplex Channel Error Handling . . . . .	73
Selector Channel Error Handling . . . . .	74

MACHINE VOLTAGES PRESENT WITH POWER OFF OR  
WITH DC OFF


1. 208 vac      In the power control compartment  
                  On the contactor gate  
                  At the CE panel circuit breakers  
                  At the convenience outlet transformer
2. 115 vac      At the convenience outlet transformer  
                  At relays 49, 50, 51, and 52
3. 48 vdc        On the relay gate  
                  On the contactor gate  
                  On the CE panel  
                  On the 48v bus  
                  On all thermals  
                  On all power supply terminal board positions  
                  7, 8, and 9
4. 24 vac        In the power control compartments  
                  On the relay gate  
                  On the contactor gate  
                  At the console emergency off switch

LIST OF MODEL 50 MANUALS

<u>Title</u>	<u>Form Number</u>
S/360 Model 50 Comprehensive Introduction, FEMI	223-2821
S/360 Model 50 Functional Units, FEMI	223-2822
S/360 Model 50 Capacitor Read-Only Storage, FEMI	Z22-2823
S/360 Model 50 RR/RX Instructions, FEMI	Z22-2824
S/360 Model 50 RS/SI/SS Instructions, FEMI	Z22-2825
S/360 Model 50 Selector Channel, FEMI	Z22-2826
S/360 Model 50 Multiplexor Channel, FEMI	Z22-2827
S/360 Model 50 Main and Local Storage, FEMI	Z22-2828
S/360 Model 50 Power Distribution and Control, FEMI	223-2829
S/360 Model 50 Features, FEMI	Z22-2830
S/360 Model 50 Appendix, FEMI	Z22-2831
S/360 Model 50 Maintenance Manual	Z22-2832
S/360 Model 50 Diagrams Manual	Z22-2833

SYSTEM/360 MODEL 50 DATA FLOW

00 = I/O CHANNEL STATUS  
 01 = WORKING STORAGE  
 10 = FLOATING POINT REGISTERS  
 I/O COMMON CHANNEL  
 11 = FIXED POINT REGISTERS



# ALD PAGE INDEX

<u>ALD</u>	<u>Page Index</u>
8-Bit Parity Shifted Four	AP101
8-Bit Parity One Bit Corr	AP111
4-Bit Parity Gen	AP001
A Br Cond Logic	KK241
A Br Cond OR 0-39	KK201
A Br Cond OR Extra Conds	KK251
A Br Terminator Pwring	KK261
A Clk Ctl	GA101
A Clk Drvrs	GA111
Adder Lth 20-31 Ovflo Set	KC411
Adder Lth 0-20 Set	KC401
Adder Lth To Chan Drvrs	BB001
Adder Output Lths	BA001
Address Cmp Ctl	GR 151
Address Keys	PA111
Address Prot Rcvrs	KS041
Addtnl Sets For Clk Stat Tgrs	KT231
All Ones & All Zeros Test of SDR	KT521
B Br Buffer	KK271
B Br Immed Cond Gting	KK171
B Chan Intrpt	KE141
B Clk	GA121
B D4 Clk	KC251
B Reg	GH101
B Reg Gting	GM101
Bfr 1 & 2	FA011
Bfr 1 & 2 Inputs	FA001
Bfr In Bus Output Psns	FA041
Bfr Out Lth Ctl	FA052
Br Cond Terminators	KK581
Br Reg	FA063
Break In	KE301
Break Out	KE321
Bump Addr Parity Gen	RA071
Bump Address Parity Gen	RA071
Burst Mode Lth	FA311
Bus In Sws	KE751
Bus In-Out Gting	GN101
Bus Out Lths	FA051
Byte Ctr	GR131

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
Byte Ctr Funct Ctl	DS311
Byte Ctr Mod	GR141
Byte Ctr Parity	AW001
Byte Stat 3	KS011
Byte Stat 0-2	KS001
Byte Store Stats	KS021
Byte Store Stat Ctl	KS011
C Reg	GH101
C Reg Gting	GM121
C Reg Set	GM111
Carries From Hi-Order Grps	AN101
Carries From Lo-Order Grps	AN111
Carry Grps	AN001
Carry Stat	KS231
CCW 1 & 2 Sec 1 & 2	GF131
CE Cons Sws & Stat Sets	KS191
CE Sw Ctls	KK701
CE-Cust Mtring	PK061
CE Sync Box	PK062
Chan 1 Priority Reg	KE221
Chan 2 Priority Reg	KE251
Chan 2 Priority Determ	KE261
Chan 3 Priority Reg	KE271
Chan 3 Priority Determ	KE281
Chan Bfrs	KE341
Chan Cks	GE101
Chan Conds To A Br Fld A	KK191
Chan Ctl Sws	KE761
Chan Log Out Test Ctls	KE501
Chan Mask	KE111
Chan 0 Priority Reg	KE201
Chan 0 Priority Determ	KE211
Chan Scan Conds To A Br Fld B	KK291
Chan Sel	PK081
Chan Selection Lths	KE021
Chan Selection Decode	KE031
Chan Status Parity Gen	GE131
Chan Stg Prot Bits	RP211
Chan Sw	KE891
Chan to Adder Lth Terms	BC011



## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
CHOB Parity Xmit	BH731
Clk Dist	KC441
Clk Dist B-01	KE921
Clk Dist B-C2	KC931
Clk Dist B-B2	KE941
Clk Dist E-C2	KE951
Clk Dist Misc	KC101
Clk Dist Revrs	KC301
Clk Dist Revrs	KC431
Clk Dist 01C-B3	KC442
Clk Dist 01C-C3	KC451
Clk Pulse Shapers	KC021
Clk Pwring For Dir Ctl	JC021
Clk Pwring	KH951
Clk Reg CPU	KC351
Clk Status Tgrs	KT211
Clk Status Tgr Reset	KT221
Clk Timing	KC011
Cmp AOB & IAR For Rftch Turn-On	CA231
Cmp ROSDR & Chan Bits	KE502
Com Chan Lines 1	GD101
Com Chan Lines 2	GD131
Cond Codes	GD141
Cond Reg	RP011
Cond Codes 0-3 Reset DTC	FA321
Cons PB Term	KS711
Cons SW Terms	KS701
CPU Stg Prot,Bits	RP201
Ctl Lth 3	GG131
Ctl Lth 1	GF111
Ctl Lth 2	GF161
Ctl Status Logic	KT151
Cycle Ctr Reg	GA131
Data Ck Lth	FA381
Data Key 20-31 Term For ROS Addressing	KK281
Data Keys	PD001
Dec Corr & Carry Error	AQ201
Dir Data In Lths	JD011
Dir Data Out Reg	RZ011
Dir Data Signal Inputs	KS631

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
Dir Timing Signals Out	JT011
DTC Ctl	KE441
Dummy Error Reg	KT041
Dupl Tgr Pos 345	KL041
Edit Decode	KP041
Emit Fld Decode 0-7	FA181
Emit Fld Lo-Order Decode	RK303
End Up	GG161
End Up Intrpt	GG171
Entry Bus In-Out	FA451
EOR Ctls	GC151
ER & Gating To BC	GC111
Error Chan	DE551
Error Ck Logic	KT051
Error Ctl	KE531
Error Intrpt Logic	KT061
Error Intrpt Logic	KT101
Error Pending Tgr	KT081
Error Reg	KT011
Error Type	KE541
Exp Funct Reg	RE001
Ext Chan Inds	GP101
Ext Chan Log Out	GP101
Ext Chan Reset	GE191
Ext Intrpt A Br Logic	KS291
External Ctl Inst Handling	GF101
F Reg	RF001
F Reg	RF001
Final Scan Decode	KH121
Final Scan 0A1	BH121
Finish Lth	GB161
Fixed Addr Gen	KK611
F1 Reg	GC161
FLT Binary Tgr	KH211
FLT IPL Intrfce With Chan	KH551
FLT IPL Secondary Seq Stats	KH345
FLT IPL Seq Ctls	KH511
FLT Prog Load Ck	KH555
FLT Stg Intrfce	KH552
Four Bit Parity Gen	AP001

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
Funct Bit Pos 0-3	KK011
Function Bits 0-3	KK021
G1 & G2 Ctr Zero Conds	KK571
G1 Ctr	KK551
G2 Ctr	KK561
Gate Status	KE671
Gate to Com Inds Or Scan Out	BH011
Gating For Com Inds	BH041
Gating For Rtne Req Bfr	FA161
Gating To LS Ctl	KL051
Gen Byte Ctr & 4-Bit Parity	AW001
Gen LSAR Pns 2-5	KL011
Gen Lthd W0-7 Parity	AW011
Gen W Pos 0-7	AV001
GP Stats	KS041
Grp A Ind Drvrs	BY211
Grp C Pwr Gting	BH061
Grp G Ind Drvrs	BY211
Grp H Bit Xmit	BH821
H Reg	RH001
H Reg Set	KC222
Half Add	AM001
Half Sum Ck	AQ001
Halt I/O	GS151
Halt Tgr	KS721
Hdw Address Ctl	CA241
Hdw Traps	KK711
Hold Sence Tgr	JC011
HS Option Bus In	XA131
HS Option Bus Out	XA161
HS Option In Tags	XA001
HS Option Out Tags	XA111
HS Option PCI BChl	XA181
HS Option Polling	XA191
HS Option Straight Thru Lines	XA211
IA Ctr Bit Carries	CA181
IA Ctr G Ting	CA211
IAR & Ctr	CA111
IAR Inds	PP111
IAR Parity	CA171

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
IC Parity Prediction	CA191
IC Parity Predict	CA191
ILC	RP001
In TSG Lines	FA351
Inst Ctr & SAR Ctl	CA221
Inst Ctr Ctl	KP012
Inst Reply 0 & 1	KE051
Inst Reply Tgrs	KE061
Inst Reply Tagq	KE071
Inst Start	GF121
Interv Timer 50-60 Cycle Clk	KS252
Intrfce Bus Byte Gates	GN191
Intrfce Bus In Gting	FA002
Intrfce Bus In & Out	FA451
Intrfce Byte Parity Ck	GT101
Intrfce Cable Exit	FA451
Intrfce Cable Entry	FA451
Intrfce CDA First Byte Lth	GT161
Intrfce Log Out Ctl Diag Mode	FA153
Intrfce Out Drvrs	GS131
Intrfce Out Tag Ctls	FA152
Intrfce Parity Gates	GT111
Intrfce Poll Ctl	GR121
Intrfce Reg In Tags	KE831
Intrfce Reg	KE841
Intrfce Reset	GS151
Intrfce R/W 1-4	GT121
Intrfce Stop	GV101
Intrfce Unit Sel	GV121
Intrpt Bfr Full Tgr	FA331
Intrpt Reg	KS271
Intrpt Stats	KS251
Invalid Digit Test	KP011
I/O Adder Lth Tests	KE401
I/O Break In Dist	KU001
I/O Byte Ctl Rcvrs	KS041
I/O Inst Reg	KE001
I/O Mode & CPU Mode Dist	KU101
I/O Mode Stat	KS261
I/O Reg	RL111

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
I/O Rtne Mode	KE311
I/O Stat Ctls	FA081
I/O Stat 4 + HS Ch Stat	KE191
I/O Stats	KE151
I/O Inst Dist	KE011
J Reg	RJ001
J Reg Ck	RJ011
L & R Sign Stats	KS201
L Byte Address Ctr	CL001
L Reg	RL001
L Reg 1-7 To Adder Lths	BA501
L Reg Set	KC201
Late Reg Clk Dist	KC081
Length Crts	KK551
Length Ctr 1	CG101
Length Ctr 2	CG201
Length Ctrl Funct Ctl	DS301
Load MC Lth	PL031
Load Unit Addr Ctl	PL011
Load Unit Addr Ctl	PL111
Log Ctl	KE621
Log Ctl 1-2	GD101
Log Ctr Decode	KH361
Log Ctr Sel	KH351
Log Ind Chan Ctl	KE631
Log Indicate Words 1-6	KE601
Log Out Log-Out Ctl	FA341
Log Out Parity Gen	BH921
Log Out Reg	KE661
Log Reset	KE671
Log Scan-Scan IPL Ctr	KH341
LS Addr	KE371
LS Ctl	KE471
LS Full B Full	GC171
LS Funct Reg & LSAR Pos 0-1	KL001
LS Outgt Ctl	KL061
LSAR Parity	KL041
LSAR Parity Ck	KL042
Lth Clk Dist	KC091
LW Reg	GC141

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
M Byte Address Ctr	CM001
M Byte Ctl-Byte Ctl	KK551
M Reg	RM001
M Reg Set	KC211
Mach Resets	PK051
Mach State Mask Reg	RP001
Maint Cons PB Ctls	PK001
Maint Cons Ctl Sws	PK041
Maint Cons Stg Test	PK071
Maint Cons Roller Ident	PL041
Maint Cons	PS121
Maint Cons Sw Integrators	BH071
Maint Panel Termination	KT301
Manual Ctls	KE781
Mask Reg	RP001
MD Ctr	KK561
MD Ctr	CD001
MD Ctr Zero Cond	KK571
MD Funct Ctl	KS311
Mem Byte Bkwd Sw	KE391
Mem Byte Ctl Reg	KE381
Metering In-Out	FA471
Metering Logic	KE981
Mover Bits For Chan	BW011
Mover Br Conds	KP021
Mover Funct Reg-WGN	KQ001
Mover Funct Reg Decode	KQ011
Mover Parity Ck	AW021
Mover U Ingt Ctl	DS001
Mover V Ingt Ctl	DS021
Mpx Bfr In Bus Term	BW001
Mpx Ctls	FA251
Mpx I/O Byte Stats	FA331
Mpx I/O Stats	FA091
Multi-Purp Lths	GA141
Normal Intrpt	KT111
OC Lth	PL031
OCP Inds	PK101
OCP Sws + Inds	PL101
One Syllable Op Stat	KS221

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
Op Cons Load Unit Address Sws	PL001
Op Reg	GC131
OR AND Ind Of Grps E + F	BH411
OR B Br Bits X0 x X1 Early Conds	KK141
OR B Br Bits X1 X2 Early Conds	KK151
OR B Br Bits X2 X3 Early Conds	KK161
Oscillator	KC001
Out Tag Line Address Out	FA131
Out Tag Lines	FA141
Outgt To Left Adder Input	BX001
Outgts To Right Adder Input	BY001
Outgts To Left Mover Input	BU001
Outgts To Right Mover Input	BV001
Ovflo Lths	RF001
Parity Ck ROS Gt Bits 6-18 + P	RA071
Parity Gen For Bump Address	RA071
Parity Gen For Log Out	BH921
Parity Predict For IC	CA191
Pass/Fail Tgr	KH321
PC 1	GG181
PCI Ctls	KE131
Poll Ctl	FA341
Pos 1-3 First Drive Decode	KK331
Pos 4-5 Second Drv	
Pos 4-5 Second Drive Decode	KK371
Pos Reg	GB181
Prelim Scan Decode	KH111
Priority Suppress	
Priority Suppress Chan 0 + 1	KE241
Priority Suppress Chan 2 + 3	KE291
Proceed On Intrpt Lth	KE101
Prog Lth	FA371
Prog Scan Ctl	KE701
Prog Scan Stat	KH321
Prot Ck Lth	FA371
PSW 12-15	KS261
PSW Reg	RP001
R Reg	RR001
R Reg Set	KC221
Read Sec 1-3	GG101

## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Page Index</u>
Refetch Stat	KS211
Reg CPU Clk Dist	KC051
Reg MM Clk Dist	KC071
Reg Sup Clk Dist	KC041
Req Reg	GB101
Req Reg Pri 1-3	GB141
Req Reg Stats	GB121
Req Reg Xfer Ctl	GB171
Reset	KE901
Rmem Early Decode Stg Hldoff	DR201
ROAR Double Backup	KK312
ROS Adder Lth to Ingt Ctl	DR111
ROS Adder Lth to Ingt Ctl 1	DR091
ROS Address Ctl Decode	KK002
ROS Address Ctl Fld	KK003
ROS Address Cmp	KK461
ROS Base Address	KK301
ROS Ctr Ctls	DS301
ROS Drvrs	KK381
ROS Funct Ctl	DS311
ROS Gt Bits 6-18 + Parity Ck	KK072
ROS Gting To T Ctl	DR041
ROS Ingt Dist	KC121
ROS I/O Mover Destin	DS211
ROS Mover Output Ctl Decode	DS101
ROS Outgt Dist	KC111
ROS Second Drive Decode	KK341
ROS Sel 16-21	KK061
ROS Sel Lines 0-10 C-13	KK052
ROS Sel Lines 11-21 C-13	KK062
ROSDR 75-80 Stat Setting Decode	KS511
ROSDR Adder Gate Bit Ck	RK059
ROSDR Adder Gate Bit Ck	RK081
ROSDR Adder Gate Bits	RK211
ROSDR Adder Gate Bits	RK311
ROSDR Adder Left Input Ctl	DR011
ROSDR Adder Right Input Ctl	DR021
ROSDR Adder Funct Ctl	DR031
ROSDR Address Gate Ck	RK042
ROSDR B Br Cond Pos 0-1	KK511



## ALD PAGE INDEX (Cont'd)

<u>ALD</u>	<u>Price Index</u>
ROSDR B Br Cond Pos 2-4	KK521
ROSDR Bits 81-89 Ck	RK071
ROSDR BR Bit Ck	RK061
ROSDR Decode Pos 49-51 Mpx Gt Ctl	FA071
ROSDR Decode Pos 56-58 A Br Cond X	KK531
ROSDR Decode Pos 59-61 A Br Cond Y	KK541
ROSDR Input Output Clk	KC371
ROSDR LS Bit Ck	RK041
ROSDR LS Br CE Stat Bits	RK111
ROSDR LS Br CE Stat Bits	RK301
ROSDR Mover Gate Bit Ck	RK024
ROSDR Mover Gate Ck	RK057
ROSDR Mover Gate Bits	
ROSDR Mover Gate Bits Ck	Bk058
ROSDR Mover Gate Bits	RK101
ROSDR Mover Gate Bits	RK121
ROSDR Mover Gate Bits	RK221
ROSDR Parity Ck Rsm Gt	KK071
ROSDR Pos 12-15	KK001
ROSDR Pos 49-51 44-46 Mpx Gt Ctl	FA061
ROSDR Pos 78-83 B Br Conds	RK341
ROSDR Pos 84-89	RK351
ROSDR Psns	FA062
R/W Direct Sig	JC011
RSM Sel 0-15	KK051
Rtne Bit Decode 0-7	FA201
Rtne DTC	KE451
Rtne Gen A-F	FA231
Rtne Quadrant Decode	FA191
Rtne Req Bfr	FA171
Rtnes A0-A7 B0-B7	FA211
Rtnes C0-C7 D0-D5	FA221
SAR	RA002
SAR Invalidity Ck	RA041
SAR Parity Ck	RA051
SAR Set	KC241
Scan A + B Br Bits	KH921
Scan Bits Grp B Or D	BH701
Scan Ctl Seq	KH231
Scan Ctls	KK711

## ALD PAGE INDEX (Cont'd)


<u>ALD</u>	<u>Page Index</u>
Scan Decode For Sel Chan	KH151
Scan In Ctl For Mpx Chan	FA162
Scan Insert to ROS Address	KK081
Scan IPL	KE871
Scan Out Grp A	BH141
Scan Out Grp B	BH601
Scan Out Grp C	BH741
Scan Out Grp D	BH681
Scan Out Grp E	BH301
Scan Out Grp G	BH101
Scan Out Grp H	BH811
Scan Out Grp J	BH341
Scan Test Ctr	KH311
SDR & Lths	BA001
SDR All Ones All Zeros Test	KT521
SDR Indicators	PP011
SDR Termination	KH342
Set F I/O + Q Regs	KC231
Sel Chan Ctl Gates	KK601
Sel Chan Ind Drvrs	PR001
Sel Out Line Ck	GR101
Set Log Reg	KE651
Set Lth	KC261
Set Lth 1 Reg	KC281
Set Lth ROSDR Outgt Clk	KC271
Set Lth ROSDR Ingt Clk	KC291
Sflpt Stat Setting	KS181
Shifted Sum Zero Test	KK101
Simul Bus In Chan 2-3	KE851
Simul Ctls Chan 2-3	KE861
Simul Infrfce Data Reg	KE801
Simul Priority Chan 1-3	KE721
Spec Carries	AN081
Spec Log Ctl Decode	KH371
Spec Purp Lth D1 D2	GA161
Sprvsry Ctl Logic	KT251
Sprvsry Ctr Inh Pwring	KT271
Sprvsry Stat	KH321
Stat Setting Zero Tests	KS241
Stat Setting Ctl Line Gen	KS601
Stg Hldoff Clk Inh Tgr	KT215

## ALD PAGE INDEX (Cont'd)


<u>ALD</u>	<u>Page Index</u>
Stg Hldoff Ctls	KC511
Stg Prot Gting	RP221
Stg Ripple Logic	KT501
Stg Timing Ring	KC501
Sum Ck	AQ101
Supp Out Ctl	GR101
Switchable Indicators	PS001
Sys Mask	RP031
Sys Reset and Xmit Logic	KT311
Tag GT Gen	GR111
Time Out + Foul	KE091
Timer Update Sig	KS251
Turn Off Start I/O	KH521
Unit Address Sws To FLT IPL	KH561
Unit Status Decode	GS101
VFL Lth Set	KC421
VFL Sign	KP001
WCC P CECC	KE081
WFN Decode	KQ011
Wr Sec 1	GG141
Wr Sec 2	GG151
Wo-7 Parity	AW011
XG Parity Insert	BX041
Y Parity Insert	BY041

Edge Char	Format	Sym	Fld	Name	CE Page
E	0000 [binary]		CE	Control Emit Data	106
A	[RRR] <sub>-</sub> [LLL]→[TTT]	R	RY	Right Input to Adder Y	107
		+	TC*	True - Complement Control	107
		[	LX	Left Input to Adder [XG]	107
		T	TR	Adder Latch Destination	102
	[UUUU] or [V→VVV→V]	U	AD*	Adder Function	107
		V	AL	Shift Gate and Adder Latch Control	104
B	[GGG]→U	G	LU	Mover Input, Left Side [U]	101
	[BBB]→V	B	MV	Mover Input, Right Side [V]	101
	[CCC]→WL [DDD]→WR	C	UL*	Mover Action 0-3	106
		D	UR*	Mover Action 4-7	106
	W→[FFF] or W[FF]→[FFF]	F	WM	Mover Output Destination	105
SEMT			RY	(or SDR Parity Bits to CE Bits)	107
D	[AAAA]→[TTTT]	A	AL	Shift Control and Adder Latch In Gate	104
		T	TR	Adder Latch Destination	102
	[x]→LB, MB, MD or LB, MB, MD+[x]	X	UP*	Counter Function Control	105
		LB	LB	Select L Byte Counter	105
		MB	MB	Select M Byte Counter	105
		MD	MD	Select MD Counter	105
	[JJJJ]→ADDER or G [J] -1	J	DG	Length Ctr and Carry Insert Ctrl	105
L	[WWW]→LSA	W	WS*	Local Storage Addressing	103
	[SSS]→LS or LS→[SSS]	S	SF*	Local Storage Function	103
S	IA+[Z]→A or IA+[Z]→A, IA	Z	IV	Insn Address Reg Control	103
	HA→A		TR	Adder Latch Destination	102
	SMIF		ZN	(Suppress Memory Insn Fetch)	101
C	[Z/Z]→IVD	Z	IV	Invalid Digit Test	103
	IA+[Z] or IA+[Z/Z]				
	All Others		SS	Stat Setting and Misc Control	111
R	[MMM]→ROAR or SCAN	M	ZF	Function Branch Control	101
	[P] Ω [P=P]→A or B	P	ZN*	ROS Address Control	101
	All others on R line		AB	Condition Test (Left Side)	98

BASIC TIMINGS FOR 2050 PROCESSING UNIT



## BOARD LOCATIONS IN GATES



## ERROR REGISTER

<u>Bit</u>	<u>Error Indicated</u>
0	Half-Sum 0-7
1	Half-Sum 8-15
2	Half-Sum 16-23
3	Half-Sum 24-31
4	Sum 0-7
5	Sum 8-15
6	Sum 16-23
7	Sum 24-31
8	Carry
9	L Byte Counter
10	M Byte Counter
11	MD Counter
12	Length Counter (G1)
13	Length Counter (G2)
14	Mover Left Input
15	Mover Right Input
16	Mover Output
17	Storage Address Register 8-15
18	Storage Address Register 16-23
19	Storage Address Register 24-31
20	ROS 1-30
21	ROS 32-55
22	ROS 57-89
23	SP Check
24	LCS Check
25	Spare
26	Log Request

BOARD LAYOUT (SHEET 1 OF 2)  
HINGE

GT-A	A	B	C	D	E
1	A & B Branch Control	SAR-IAR Chan to Adr Lth	LTH & SDR 0-15 H Reg 0-15	G1 & G2 F & Q Reg 5 ROSDR Bits Gate Into L & H Control	12 ROSDR Bits Valid Digit Test Direct Cntl Mover Cntl
2	A & B Branch & Adder Test	Adder 0-15 Half Sum Chk 0-15	LTH & SDR 17-31 H Reg 16-31	MD Ctr W Parity W Checking	ROS Decode VFL Sign VFL Invalid Mover Br
3	Stats	Adder 16-31 Half Sum Chk 16-31	Gt Into Reg Cntl Adr Lth to Chan Full Sum Chk M Reg	Mover & Lth Mpx Bfr in Bus Term Mover Left & Right Gts	BAL & BAM WFCN LS Cntl LS Adr Chk Mover Edit J Reg
4	Stat & Feature Control	Emit Field X & Y Gating	L Reg R Reg	LS S9 Local Store	S9 LSAR LSFN

GT-C	A	B	C	D	E
1	CROS Gate-D Has Only a Top Portion and It is Part of CROS				CROS Logic
2					CROS Logic
3	CE Panel Mixing Board	ROAR Backup	CROS Control	CROS Control	CROS Control
4	CE Panel Mixing Board		Chan To Chan Adapter	1052 Adapter	1052 Adapter

GT-B	A	B	C	D	E
1	Mpx Chan	Mpx Chan	Common Chan	MS Ripple Test Storage & Timing Holdoff	Inst Ctr Supervisory Cntls
2	Mpx Chan	Mpx Chan	Common Chan	Supervisory Cntls	Supervisory Cntls
3	Selector Chan 1	Selector Chan 1	Hi Speed Adapter	Selector Chan 1	Central Clock
4	Selector Chan 1	Selector Chan 1	Selector Chan 1	Selector Chan 1	

GT-E	A	B	C	D	E
1	Sel Chan 3	Sel Chan 3		Sel Chan 3	
2	Sel Chan 3	Sel Chan 3	Sel Chan 3	Sel Chan 3	
3	Sel Chan 2	Sel Chan 2	Common Chan	Sel Chan 2	
4	Sel Chan 2	Sel Chan 2	Sel Chan 2	Sel Chan 2	



1	I/O INSTRUCTION				CHAN NUMBER			INSTRUCTION REPLY				REPLY	BCHI	PRCD ON IRPT	TIME OUT	TIME OUT CHK	FOUL		
	START I/O	TEST I/O	HALT I/O	TEST CHAN	4	2	1	0	1	2	3								
2	RTNE RECD	PCI ENABL	BREAK IN	I/O RTNE	EARLY FIRST CYCLE	FIRST CYCLE	CHAIN FIRST CYCLE	LS RD	LS WR	CHAL DTC	ALCH DTC	CHAIN	LAST CYCLE	BREAK OUT	SBCR				
															0	1	2	3	
3	BUFFER 1				BUFFER 2				BUFFER 3				I/O STATS						
	0	1	2	3	0	1	2	3	0	1	2	3	0	1	2	3	4		
4	BUFFER 1									BUFFER 2									
	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7	
5	SEL OUT	SEL IN	OP IN	SUP OUT	REQ IN	OUT			IN					BUS OUT					
						SVC	ADR	CMND	SVC	ADR	STAT			P	0	1	2	3	
6	CONTROLLED EMIT				ROUTINE REQUEST TGRS					PRIORITY			CONTROL TRIGGERS						
	0	1	2	3	A	E1	E2	E3	E4	2	3	PCI	CC	DTC	UCW	IB FULL	POLL	BURST MODE	
7																			
8																			

																				1
	ROS BITS				FIRST CYCLE CHK															2
	33	34	47	48																
I/O CHK MODE	LOGS					REQ LOG OUT														3
	1	2	3	GATE STATUS	RESET															
																				4
BUS OUT				CHECKS																5
4	5	6	7	PGRM	STOR PROT															
MPX I/O STATS				DATA XFER CNTL	CC RESET CNTL															6
0	1	2	3																	
																				7
																				8

1	B REGISTER																		
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15	
2	C REGISTER																		
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15	C
3	BYTE COUNTER						END REG		LAST WORDS			END OF RECORD				B AC	LS ENABL	REGS	
	A			B			2	1	3	2	1	COUNT INTLK	1	2	READ INTLK			LS	
	P	2	1	P	2	1													
4	POSITION REGISTER									CYCLE COUNTER PHASE A STEP				CLOCK			LS REQ	PCI REQ	
	UA FETCH	CCW1 TYPE	CCW2 TYPE	UNIT SEL	RD STORE	WR FETCH	END UP	COMP	IRPT	0	1	2	3	A0	A1	STEP			
5	POS REG TRF	INH RD STOR	A CLOCK				SP		INSN SCAN	CHAN IN USE	POLL	POLL IRPT END	INSN INH	BC RDY	UA TO BUS = 0	U SEL ADR OUT	COMPARE		
			A	B	C	D	D1	D2									=	≠	
6	GENERAL PURPOSE REGISTER									FLAG REG						FIN	FIRST WORD		
		1	2	3	4	5	6	7					CDA	CC	SILI			SKIP	PCI
7																			
8																			

B REGISTER																	1	
P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
C REGISTER																	2	
P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
FULL		READ				WRITE			CHANNEL CHECKS								3	
B	C	BKWD	OP	RDY	IF	OP	RDY	IF	CD = PC TYPE	SIM	ILI	PRGM	STOR PROT	CHAN DATA	CHAN CTRL	IF CTRL		CHAIN 1
REQUEST REGISTER										COMMON CHAN DETECT					4			
PRIORITY			0	1	2	3	4	5	STAT				LS	PRI 1		PRI 2-3	PCI	INH RTNE
1	2	3							0	1	2	3						
STOP	IF CDA FIRST BYTE	CD	BC MOD ENABL	WR CHAIN RDY	REC END	OP IN TEST	CHAN STOP	SEL OUT	STOP RTNE	SEL IN	OP IN	OUT			IN			
												SVC	ADR	CMND	SVC	ADR	STAT	
	FIRST BYTE	TOTAL REC FETCH	WR CHAIN PRCD	STOP REL				STAT NEXT		MP				SUP OUT	REQ IN	SVC OUT HOLD	BLOCK STAT IN	6
										C1	C2	C3	C4					
																		7
																		8

FLT Op  
Decoder

CPU ROLLER 1 - LEFT SIDE

17(F)	1	L REGISTER																					
		P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15				
23(F)	2	R REGISTER																					
		P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15				
22(F)	3	M REGISTER																					
		P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15				
21(F)	4	H REGISTER																					
		P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15				
5	5	SAR																					
		P 8-15	8	9	10	11	12	13	14	15	P 16-23	16	17	18	19	20	21	22	23				
6	6	ROS P 57-89	CE			LX			TC	RY			AD										
		57	58	59	60	61	62	63	64	65	66	67	CL			71	72	73					
		68	69	70																			
7	7	PRIORITY TRIGGERS			INSERT PREFIX TGR	REMOTE STOR READY	STOR SYNC TGR	STOR RING INH	INVAL ADDR	LCS READY													
		REQ	MASTER	LAST CYCLE						1	2	3	4										
8	8	CHECK			UNIT IDENTITY																		
		MARK	KEY	ADDR	DATE	1	2	3	4														

FLT Op  
Decoder

CPU ROLLER 1 - RIGHT SIDE

17(F)	L REGISTER																	1	
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
23(F)	R REGISTER																	2	
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
22(F)	M REGISTER																	3	
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
21(F)	H REGISTER																	4	
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30		31
	SAR										BYTE STATS				BYTE STORE STATS				5
	P 24-31	24	25	26	27	28	29	30	31		0	1	2	3	0	1	2	3	
	AB				BB				83	SS						6			
	74	75	76	77	78	79	80	81		82	84	85	86				87	88	89
																			7
																			8

FLT Op  
Decoder

1	ROS P 1-30	LU			MV		ZP					ZF				ZN			
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
2	ROS P 32-55	IV			AL				WM				UP		MD	LB	MB		
		CT			35	36	37	38	39	WL		HC	MS			CG			
		32	33	34						40	41	42	43	44	45	46	47	48	
3	ONE SYL OP	RE- FETCH					NEXT ROS ADDRESS												
							ROS BASE ADDRESS					FUNCTION BIT						BRANCH	
							0	1	2	3	4	5	0	1	2	3	A	B	
20	I/O MODE	I/O REGISTER			TIMER IRPT	CONS IRPT	L BYTE CNTR			M BYTE CNTR			F REG			Q REQ			
		P	0	1			P	0	1	P	0	1	2	3					
24	LSAR					FN	LS	J REG					MD						
	P	0	1	2	3	4	5	0	1	P	0	1	2	3	P	0	1	2	
12	ADDER											COUNTERS				MOVER		LSAR	
	HALF SUM				SUM				CARRY	L BYTE	M BYTE	MD	G1	G2	INPUTS		OUT- PUT		
	0-7	8-15	16-23	24-31	0-7	8-15	16-23	24-31							L	R			
7	CURRENT ROS ADDRESS																		
	0	1	2	3	4	5	6	7	8	9	10	11							
8	PREVIOUS ROS ADDRESS																		
	0	1	2	3	4	5	6	7	8	9	10	11							

CPU ROLLER 2 - LEFT SIDE

FL. Jp  
Decoder

18	TR						24	WS			SF							1
	19	20	21	22	23	25		26	27	28	29	30						
DG			UL		UR			MOVER FUNCTION										2
MG			52	53	54	55		CPU			I/O							
49	50	51						0	1	2	0	1	2					
EXTERNAL INTERRUPT REGISTER						PSW												3
1	2	3	4	5	6	ILC		CC		PM								
						32	33	34	35	36	37	38	39					
EDIT STATS		GENERAL PURPOSE STATS										RTL	STORAGE RING				4	
1	2	0	1	2	3	4	5	6	7	L SIGN	R SIGN		CARRY	R1	R2	R3		W1
24	MD	3	G1					G2									5	
			S	P	0	1	2	3	S	P	0	1						2
12	SAR			ROS			PROT TAG	LCS	LOG REQ									6
	8-15	16-23	24-31	1-30	32-55	57-89												
																		7
																		8

CPU ROLLER 2 - RIGHT SIDE



Common/Multiplexor Channel Status														
Word 1		Word 2		Word 3		Word 4		Word 5		Word 6				
START I/O	KE001	RTNE RCVD	KE301		0	KE341	P	FA011	SEL OUT	FA141		0	FA063	
TEST I/O	KE001	PCI ENABL	KE131	BUFFER	1	KE341	0	FA011	SEL IN	FA361	CONTROLLED	1	FA063	
HALT I/O	KE001	BREAK IN	KE301		2	KE351	1	FA011	OP IN	FA361	EMIT	2	FA063	
TEST CHAN	KE001	I/O RTNE	KE311		3	KE351	2	FA021	SUP IN	FA151		3	FA063	
	KE021	EARLY FIRST CYC	KE301		0	KE341	3	FA021	REQ IN	FA361		A	FA171	
CHAN	KE021	FIRST CYC	KE301	BUFFER	1	KE341	4	FA021	SVC OUT	FA141	RTNE	E1	FA171	
NUMBER	KE021	CHAIN FIRST CYC	KE321		2	KE351	5	FA031	ADR OUT	FA131	REQ	E2	FA171	
	KE051	LS RD	KE471		3	KE351	6	FA031	CMND OUT	FA141	TGRS	E3	FA171	
INSTR	KE051	LS WR	KE471		0	KE341	7	FA031	SVC IN	FA351		E4	FA171	
REPLY	KE061	CHAL DTC	KE441	BUFFER	1	KE341	P	FA011	ADR IN	FA351		2	FA261	
	KE061	ALCH DTC	KE441		2	KE351	0	FA011	STAT IN	FA351	PRIORITY	3	FA261	
	KE071	CHAIN	KE321		3	KE351	1	FA011		FA051		PCJ	FA261	
REPLY	KE141	LAST CYC	KE321		0	KE151	2	FA021		FA051		CC	FA251	
BCHI	KE101	BREAK OUT	KE321		1	KE161	3	FA021		FA051		DTC	FA261	
PRCD ON IRPT	KE091		KE381	I/O	2	KE171	4	FA021	BUS	FA051	CTRL	UCW	FA251	
TIME OUT	KE091	SBCR	KE381	STATS	3	KE181	5	FA031	OUT	FA051		IB FULL	FA331	
TIME OUT CHK	KE091		KE381		4	KE191	6	FA031		FA051		POLL	FA341	
FOUL	KE091		KE381	I/O CHK MODE		KE311	7	FA031		FA051		BURST MODE	FA311	
IOHS	KE191		KE441		1	KE661	REQ LOG OUT	FA341		FA051	MPX		0	FA091
		ROS	KE441	LOGS	2	KE661				FA051	I/O		1	FA101
		BITS	KE321		3	KE661				FA371	STATS		2	FA111
		FIRST CYC CHK	KE321	GATE STATUS		KE671			PRGM CHK	FA371			3	FA121
			KE531	RESET		KE671			STOR PROT CHK		DATA XFR CTRL			FA071
											CC RESET CTRL			FA252

Selector Channel Status																	
Word 1		Word 2		Word 3		Word 4		Word 5		Word 6							
B REG		C REG															
P0-7	GH101	P0-7	GH101	BYTE	{ P	GR131	UA FETCH	GB181	POS REG TRF	GB171	GENERAL PURPOSE REG	1 2 3 4 5 6 7	CDA	GC101			
0	GH111	0	GH111	CTR	{ 2	GR131	CCW1 TYPE	GB181	INH RD STOR	GG131					2	GC101	
1	GH121	1	GH121	A	{ 1	GR131	CCW2 TYPE	GB181	A B C D	GA101					3	GC101	
2	GH131	2	GH131	BYTE	{ P	GR131	UNIT SEL	GB181		A					GA101	4	GC101
3	GH141	3	GH141	CTR	{ 2	GR131	RD STORE	GB181		CLOCK					GA101	5	GC121
4	GH151	4	GH151	B	{ 1	GR131	WR FETCH	GB181	D1 D2	GA101					6	GC121	
5	GH161	5	GH161	END	{ 2	GC111	END UP	GB181		SP					GA161	7	GC121
6	GH171	6	GH171	REG	{ 1	GC111	COMPARE	GB181	INSN SCAN	GA161	FLAG REG	CC SILI SKIP PCI	GC161				
7	GH181	7	GH181	LAST	{ 3	GC141	INTERRUPT	GB181		GA131			GF111	GC161			
P8-15	GJ101	P8-15	GJ101	WORDS	{ 1	GC141	CYCLE	GA131	CHAN IN USE	GF111	FINISH FIRST WORD FIRST BYTE TOTAL REC FETCH WR CHAIN PRCD STOP REL STAT NEXT	C1 C2 C3 C4	GC161				
8	GJ111	8	GJ111	EOR	{ 1	GC141	CTR	GA131	POLL	GR121				GR121	GC161		
9	GJ121	9	GJ121		{ CNT INTLK	{ 2	GC151	PHASE A	GA131	POLL IRPT END				GR121	GC161		
10	GJ131	10	GJ131	{ 1	{ 3	GC151	STEP	GA131	INSN INH	GD131				GB161			
11	GJ141	11	GJ141	{ 2	{ A0	GC151	CLOCK	GA111	BC RDY	GF141				GF161			
12	GJ151	12	GJ151	{ RD INTLK	{ A1	GC151		STEP	GA111	UA TO BUS = 0				GV121	GF161		
13	GJ161	13	GJ161	BAC		GG131	LS REQ	GA111	UNIT SEL ADR OUT	GV121				GF111	GF111		
14	GJ171	14	GJ171	LS ENABL	{ LS	GG131		PCI REQ	GG101	COMPARE				GR151	GR151	GT131	
15	GJ181	15	GJ181		{ B	{ C	GC171	PRIORITY	GG181	=				GR151	GV111	GT161	
P16-23	GK101	P16-23	GK101	REG	{ B	GC171	{ 1		GB141					STOP	GV101	GT161	GA141
16	GK111	16	GK111	FULL	{ C	GT141	{ 2	GB141	IF CDA FIRST BYTE	GV101				GF111	GA141		
17	GK121	17	GK121	READ	{ BKWD	GC131	{ 3	GB151	CD	GF111				GR141	GA151		
18	GK131	18	GK131		{ OP	{ 0	GC131	{ 0	GB101	BC MOD ENABL				GF161	GF161	GA151	
19	GK141	19	GK141	{ RDY	{ 1	GF161	{ 1	GB101	WR CHAIN RDY	GF111				SUP OUT	GS131		
20	GK151	20	GK151	{ IF	{ 2	GT121	{ 2	GB101	REC END	GR101	REQ IN	GS141					
21	GK161	21	GK161	{ OP	{ 3	GC131	{ 3	GB101	OP IN TEST	GE121	SVC OUT HOLD	GV151					
22	GK171	22	GK171	{ RDY	{ 4	GF161	{ 4	GB111	CHAN STOP	GR101	BLOCK STAT IN	GS111					
23	GK181	23	GK181	{ IF	{ 5	GT121	{ 5	GB111	SEL OUT	GV101							
P24-31	GL101	P24-31	GL101	CHAN CHKS	{ CD = PC TYPE	GE111	{ 0	GB131	STOP RTNE	GS121							
24	GL111	24	GL111		{ SIM	{ 1	GG131	{ 1	GB121	SEL IN	GS121						
25	GL121	25	GL121	{ ILI	{ 2	GE111	{ 2	GB121	OP IN	GS131							
26	GL131	26	GL131	{ PGRM	{ 3	GE111	{ 3	GB131	SVC OUT	GS131							
27	GL141	27	GL141	{ STOR PROT	{ LS	GE111	{ LS	GA030	ADR OUT	GS131							
28	GL151	28	GL151	{ CHAN DATA	{ PRI 1	GE111	{ PRI 1	GA030	CMND OUT	GS131							
29	GL161	29	GL161	{ CHAN CTRL	{ PRI 2-3	GE101	{ PRI 2-3	GA030	SVC IN	GS111							
30	GL171	30	GL171	{ IF CTRL	{ PCI	GE101	{ PCI	GA030	ADR IN	GS111							
31	GL181	31	GL181	{ CHAIN 1	{ INH RTNE	GE111	{ INH RTNE	GA030	STAT IN	GS111							

CPU #1 Status												
Word 1		Word 2		Word 3		Word 4		Word 5		Word 6		
L REG		R REG		M REG		H REG		SAR				
P0-7	RL001	P0-7	RR001	P0-7	RM001	P0-7	RH001	PB-15	RA061	ROS	P57-89	RK301
0	RL001	0	RR001	0	RM001	0	RH001	8	RA003		57	RK301
1	RL001	1	RR001	1	RM001	1	RH001	9	RA003		58	RK301
2	RL001	2	RR001	2	RM001	2	RH001	10	RA002	CE	59	RK301
3	RL001	3	RR001	3	RM001	3	RH001	11	RA002		60	RK301
4	RL011	4	RR011	4	RM011	4	RH011	12	RA002		61	RK311
5	RL011	5	RR011	5	RM011	5	RH011	13	RA002	LX	62	RK311
6	RL011	6	RR011	6	RM011	6	RH011	14	RA001		63	RK311
7	RL011	7	RR011	7	RM011	7	RH011	15	RA011	TC	64	RK311
PB-15	RL021	PB-15	RR021	PB-15	RM021	PB-15	RH021	P16-23	RA061		65	RK311
8	RL021	8	RR021	8	RM021	8	RH021	16	RA011	RY	66	RK311
9	RL021	9	RR021	9	RM021	9	RH021	17	RA011		67	RK311
10	RL021	10	RR021	10	RM021	10	RH021	18	RA011		68	BH061
11	RL021	11	RR021	11	RM021	11	RH021	19	RA011		69	BH061
12	RL031	12	RR031	12	RM031	12	RH031	20	RA021	AD	70	BH061
13	RL031	13	RR031	13	RM031	13	RH031	21	RA021		71	BH061
14	RL031	14	RR031	14	RM031	14	RH031	22	RA021		72	RK331
15	RL031	15	RR031	15	RM031	15	RH031	23	RA021		73	RK331
P16-23	RL041	P16-23	RR041	P16-23	RM041	P16-23	RH041	P24-31	RA061	AB	74	RK331
16	RL041	16	RR041	16	RM041	16	RH041	24	RA021		75	RK331
17	RL041	17	RR041	17	RM041	17	RH041	25	RA031		76	RK331
18	RL041	18	RR041	18	RM041	18	RH041	26	RA031		77	RK331
19	RL041	19	RR041	19	RM041	19	RH041	27	RA031		78	RK341
20	RL051	20	RR051	20	RM051	20	RH051	28	RA031		79	RK341
21	RL051	21	RR051	21	RM051	21	RH051	29	RA031	BB	80	RK341
22	RL051	22	RR051	22	RM051	22	RH051	30	RA061		81	RK341
23	RL051	23	RR051	23	RM051	23	RH051	31	RA061		82	RK341
P24-31	RL061	P24-31	RR061	P24-31	RM061	P24-31	RH061	0	K5001		84	RK351
24	RL061	24	RR061	24	RM061	24	RH061	BYTE	K5001		85	RK351
25	RL061	25	RR061	25	RM061	25	RH061	STATS	K5001		86	RK351
26	RL061	26	RR061	26	RM061	26	RH061	3	K5011		87	RK351
27	RL061	27	RR061	27	RM061	27	RH061	BYTE	K5021		88	RK351
28	RL071	28	RR071	28	RM071	28	RH071	STORE	K5021		89	RK351
29	RL071	29	RR071	29	RM071	29	RH071	STATS	K5031			
30	RL071	30	RR071	30	RM071	30	RH071	3	K5031			
31	RL071	31	RR071	31	RM071	31	RH071					


CPU #2 Status															
Word 1		Word 2		Word 3			Word 4			Word 5		Word 6			
ROS	P1-30	BH091	ROS	P30-55	RK211	ONE SYL OP	KS221	I/O MODE	KU111		0	LS111		0-7	KT011
		RK121			RK201	RE-FETCH	KS211	I/O	RL111		1	LS111		8-15	KT011
LU	{ 1	RK121	IV-CT	{ 32	RK201		KK301	REG	RL111		2	LS111	HALF	16-23	KT011
	{ 2	RK121		{ 33	RK201		KK301		RL111		3	LS121	SUM	24-31	KT011
	{ 3	RK121		{ 34	RK211		KK311	TIMER IRPT	KS251		4	LS121		0-7	KT011
MV	{ 4	RK121		{ 35	RK211		KK311	CONS IRPT	KS251		5	LS121		8-15	KT011
	{ 5	RK121		{ 36	RK211		KK321		CL001		0	LS121	SUM	16-23	KT011
	{ 6	KK301	AL	{ 37	RK211	NEXT	KK301	L BYTE	CL001		1	KL001		24-31	KT011
	{ 7	KK301		{ 38	RK211	ROS	KK301	CNTR	CL001		0	KL001	CARRY		KT021
ZP	{ 8	KK311		{ 39	RK211	BASE	KK021		CL001		1	RJ011			KT021
	{ 9	KK311		{ 40	RK221	ADR	KK031	MB	CM001		0	RJ001	L BYTE		KT021
	{ 10	KK321		{ 41	RK221	FUNCT	KK041	CNTR	CM001		1	RJ001	M BYTE		KT021
	{ 11	KK301	WM	{ 42	RK221	BIT	KK261		CM001		2	RJ001	MD		KT021
	{ 12	KK001		{ 43	RK221		KK271	F	RF021		3	RJ001	G1		KT031
ZF	{ 13	KK001		{ 44	RK221	BRANCH	KK271	REG	RF001		0	CD021	G2		KT031
	{ 14	KK001	MS	{ 45	RK221				RF001		1	CD001	MVR IN L		KT021
	{ 15	KK001		{ 46	RK231	EXT	K5271		RF001		2	CD001	MVR IN R		KT021
	{ 16	KK003		{ 47	RK231	IRPT	K5271		RF011		3	CD011	MVR OUT		KT021
ZN	{ 17	KK003	CG	{ 48	RK231	REG	K5281	Q REG	RF031		3	CD011		8-15	KT031
	{ 18	KK003		{ 49	RK231		K5281	EDIT	KK581		1	CP031	SAR	16-23	KT031
	{ 19	RK101		{ 50	RK231		K5281	STATS	KK581		2	CG101		24-31	KT031
	{ 20	RK101	DG-MG	{ 51	RK231		RP001		K5101		0	CG101		1-30	KT031
TR	{ 21	RK101		{ 52	RK201		RP001		K5111		1	CG101	ROS	32-55	KT031
	{ 22	RK101	UL	{ 53	RK201		RP011		K5121		2	CG101		57-89	KT031
	{ 23	RK101		{ 54	RK201		RP021	GP	K5131		3	CG101	PROT TAG		KT041
	{ 24	RK111	UR	{ 55	RK201	PSW	RP001	STATS	K5141		4	CG201	LCS		
WS	{ CS-	RK111		{ 0	KQ001		RP001		K5151		5	CG201	LOG REQ		
	{ SA	RK111	MVR	{ 1	KQ001		RP001		K5161		6	CG201			
	{ 26	RK111	FUNCT	{ 2	KQ001		RP001		K5171		7	CG201			
	{ 27	RK111	CPU	{ 0	KQ001		RP001		K5201			CG201			
	{ 28	RK111		{ 0	KQ001		RP001	L SIGN	K5201		1	CG201			
	{ 29	RK111	MVR	{ 0	KQ001		RP001	R SIGN	K5231		2	CG201			
	{ SF	RK111	FUNCT	{ 1	KQ001		RP001	CARRY	K5231		3	CG201			
	{ 30	RK111	I/O	{ 2	KQ001			RTL	K5631			CG201			
									K5631						
								STORAGE	KC501		R1				
								RING	KC501		R2				
									KC501		R3				
									KC501		W1				
									KC501						

CPU #2 Status			
Word 7		Word 8	
CURRENT ROS ADDRESS		PREVIOUS ROS ADDRESS	
0	KK312	0	KK312
1	KK312	1	KK312
2	KK312	2	KK312
3	KK312	3	KK312
4	KK312	4	KK312
5	KK312	5	KK312
6	KK313	6	KK313
7	KK313	7	KK313
8	KK313	8	KK313
9	KK313	9	KK313
10	KK313	10	KK313
11	KK313	11	KK313


SDR		IAR		Maintenance Chk		
P0-7	BA072	P8-15	CA171	PASS	KH321	
0	BA001	8	CA161	FAIL	KH321	
1	BA011	9	CA161	BINARY TGR	KH211	
2	BA021	10	CA161	TEST CTR = 0	KH311	
3	BA031	11	CA161	{ 0 1 2 3 4 5	KH111	
4	BA041	12	CA151		FLT	KH111
5	BA051	13	CA151		OP	KH111
6	BA061	14	CA151		REG	KH111
7	BA071	15	CA151			KH111
P8-15	BA152	P16-23	CA171		KH111	
8	BA081	16	CA141	SEQ	{ 4 KH341	
9	BA091	17	CA141	CTR	{ 2 KH341	
10	BA101	18	CA141		{ 1 KH341	
11	BA111	19	CA141		{ 1 KH345	
12	BA121	20	CA131	SEQ	{ 2 KH345	
13	BA131	21	CA131	STAT	{ 3 KH345	
14	BA141	22	CA131		{ 4 KH345	
15	BA151	23	CA131	FLT LD CHK	KH555	
P16-23	BA232	P24-31	CA171	SUPV STAT	KH321	
16	BA161	24	CA121	PROGSV SCAN STAT	KH321	
17	BA171	25	CA121	SUPV ENABL STOR	KH321	
18	BA181	26	CA121	{ SEQ CTR MAIN STOR ROS	KT151	
19	BA191	27	CA121		MODE	KT151
20	BA201	28	CA111			KT151
21	BA211	29	CA111	ALT PREFIX		
22	BA221	30	CA111	HARD STOP	KT161	
23	BA231	31	CA111	LOG TGR	KT151	
P24-31	BA312			BLOCK IND	KH231	
24	BA241			SINGLE CYC	KT271	
25	BA251			{ CPU CHAN ROS MAIN STOR	KT215	
26	BA261				CLOCK	KT211
27	BA271					KT211
28	BA281	MASTER CHK	KT081	IRPT CHK ENABLD	KT161	
29	BA291	LOAD	PL031	CHK REG GATED	KT161	
30	BA301	TEST	PK101	CHK PEND	KT081	
31	BA311	WAIT	PK101			
		MANUAL	PK101			
		SYSTEM	PK101			

FLT SCAN LOG DECODER

CODE	MEANING
0 00000	No Op
1 00001	ROSDR Gr #1 to Bus (0-30)
2 00010	ROSDR Gr #2 to Bus (31-55)
3 00011	ROSDR Gr #3 to Bus (56-87)
4 00100	ROSDR Gr #4 to Bus (88-89)
5 00101	ROAR to Bus
6 00110	Request for ROS Control
7 00111	SDR to ROAR and Reset Binary Trigger
8 01000	Reset Error Register
9 01001	No Op
10 01010	Request FLT Load
11 01011	Inhibit SAR Gating - Stop
12 01100	Error Register to Bus
13 01101	No Op
14 01110	SDR to IAR IFF Binary Trigger Equals Zero
15 01111	Step Binary Trigger if SDR is All Ones
16 10000	SAR to Bus
17 10001	L Register to Bus
18 10010	Sel Chan to Bus
19 10011	Sel Chan Parity to Bus
20 10100	Stats to Bus
21 10101	H Register to Bus
22 10110	M Register to Bus
23 10111	R Register to Bus
24 11000	LSAR to Bus
25 11001	Mpx Chan Gr #1 to Bus
26 11010	Mpx Chan Gr #2 to Bus
27 11011	Mpx Chan Gr #3 to Bus
28 11100	Common Chan Gr #1 to Bus
29 11101	Common Chan Gr #2 to Bus
30 11110	Common Chan Gr #3 to Bus
31 11111	No Op




\*Parity bits from D Register become bits 32-35 in arrays.





## ARRANGEMENT OF UNITS OF STORAGE



## MAIN STORAGE CABLE COLOR CODING

Blue  
White  
Black

} Sense-Inhibit Lines


Gray - 4 wires to terminator gates per array.

Black and Brown - gate decode lines.


Black and Orange - read-write drivers.


Purple - bump circuits.

# STORAGE ARRAYS



STORAGE ARRAY END BOARD D1





## Main Storage

Storage Address Register		10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
Address Bits	B						14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Decode Function							$\emptyset$ Rev	X Dvr	Y Drivers			Y Gates				X Drivers		X Gates						
Decode Value								4	4	2	1	8	4	2	1	2	1	8	4	2	1			
Other Bit Functions							Seg Select															Byte		

## Bump Storage


Input Source	WS or Mask Order	W (1)	Emit			W									
			2	3		2	3	4	5	6	7				
Bump Decode Functions	B Bit	$\emptyset$ Rev	X Dvrs	B Gate		X Drivers		X Gates							
Decode Value	1		4	1		2	1	8	4	2	1				

NOTE: W (0) is used to determine which BOM is addressed.

ADDRESS BITS 13 AND 14 RELATIONSHIP TO STROBE -- INHIBIT SEGMENTS, PLANES AND ADDRESSES

Address Bit		Strobe Pulse	Strobe Bytes	Strobe Segments	Inhibit Segments	Planes (Bits)		Addresses
14	13					Array 1	Array 2	
		B	0,2	A, A'	A, A'	0 - 8	18 - 26	0000-8191
	1	B	0,2	B, B'	B, B'	0 - 8	18 - 26	8192-16383
1		A	0,2	C, C'	C, C'	0 - 8	18 - 26	16384-24575
1	1	A	0,2	D, D'	D, D'	0 - 8	18 - 26	24576-32767
		A	1,3	A, A'	A, A'	9 - 17	27 - 35	0000-8191
	1	A	1,3	B, B'	B, B'	9 - 17	27 - 35	8192-16383
1		B	1,3	C, C'	C, C'	9 - 17	27 - 35	16384-24575
1	1	B	1,3	D, D'	D, D'	9 - 17	27 - 35	24576-32767


LOCAL STORAGE ADDRESS SEGMENTS



I/O CHANNEL STATUS

WORKING STORAGE

Sector	Word	Selector Channel One	Sector	Word	Entire sector is micro-programmer
00	0000	Command Address	01		scratchpad.
	0001	Data Address			Word 0111 is PSW left half
	0010	Word Count			backup. Word 1110 is the
	0011	Data Buffer			Operation Buffer.
		<u>Selector Channel Two</u>			
00	0100	Command Address	10		FLOATING POINT REGISTERS
	0101	Data Address			
	0110	Word Count			Words 0000 thru 0111 are FP
	0111	Data Buffer			registers 1-4 (double word
		<u>Selector Channel Three</u>			registers).
00	1000	Command Address	10		I/O COMMON CHANNEL
	1001	Data Address			
	1010	Word Count			
	1011	Data Buffer		1000	Not used
		<u>Multiplex Channel</u>		1001	Not used
00	1100	Command Address		1010	Not used
	1101	Data Address		1011	Not used
	1110	Word Count		1100	R Reg Break-In Buffer
	1111	Unit Address		1101	Mpx Channel L Reg Buffer
				1110	Mpx Channel Interrupt Buffer
				1111	Mpx Channel Working Storage
			11		GENERAL REGISTER
					Entire sector is macro-
					programmer scratchpad

Flags

0 CD  
1 CC  
2 SILI  
3 Skip  
4 PCI

000 - Input Forward  
001 - Input Backward  
110 - Output Forward  
011 - Input Skip  
111 - Stop  
100 - End Status AND Not WLR  
101 - End Status AND WLR


OpSequence Controls

0000 - Idle  
0001 - Busy  
0011 - CC End Read  
0101 - Chan End in 1B  
0111 - Chan End Qued  
0110 - Device End/Attention in 1B

Channel Status

0 PCI  
1 WLR  
2 Program Check  
3 Protection Check  
4 Channel Data Check  
5 Channel Control Check  
6 Interface Control Check  
7 Chaining Check

FUNCTIONS OF LOCAL STORAGE ADDRESSING BITS




GATE DRIVERS


	0	1	2	3	4	5	6	7	
7	7	15	23	31	39	47	55	63	
6	6	14	22	30	38	46	54	62	
5	5	13	21	29	37	45	53	61	
4	4	12	20	28	36	44	52	60	
3	3	11	19	27	35	43	51	59	
2	2	10	18	26	34	42	50	58	
1	1	9	17	25	33	41	49	57	
0	0	8	16	24	32	40	48	56	
	0		1		2		3		
	SECTOR								





2050 Model	Bytes of Main Storage	Positions of SP	X Address					Y Address			
			SAR	13	14	15	16	17	18	19	20
F	65K	32					16	8	4	2	1
G	131K	64	SP			32	16	8	4	2	1
H	262K	128	Bits		64	32	16	8	4	2	1
I	524K	256		128	64	32	16	8	4	2	1



STORAGE PROTECTION LOGIC





0 1 2 3 R 4 O 5 A 6 R 7 8 9 A B

Data Keys/ROSDR 16-11/  
SDR 19-24/Insert Fix Addr

Data Keys/ROSDR 12-15/SDR 25-28/  
Chan Sel/M 0-3/M 4-7/F 0-3/EXP

A Branch Tests/SDR 29/Data Key 30

B Branch Tests/SDR 30/Data Key 31

BINARY DECODE OF ROAR TO 1 OF 64 DRIVER LINES


Base Addresses			First Drive Lines	Base Address		Second Drive Lines	Decoded Drive Lines	
BA0	BA1	BA2		BA3	BA4		No A Branch Bit	A Branch Bit
0	0	0	FD0	0	0	SD0	Drive 0 P00-QP0	Drive 1 P00-QP1
				0	1	SD1	Drive 2 P00-QP2	Drive 3 P00-QP3
				1	0	SD2	Drive 4 P01-QP0	Drive 5 P01-QP1
0	0	1	FD1	1	1	SD3	Drive 6 P01-QP2	Drive 7 P01-QP3
				0	0	SD4	Drive 8 P02-QP0	Drive 9 P02-QP1
				0	1	SD5	Drive 10 P02-QP2	Drive 11 P02-QP3
0	1	0	FD2	1	0	SD6	Drive 12 P03-QP0	Drive 13 P03-QP1
				1	1	SD7	Drive 14 P03-QP2	Drive 15 P03-QP3
				0	0	SD8	Drive 16 P04-QP0	Drive 17 P04-QP1
0	1	1	FD3	0	1	SD9	Drive 18 P04-QP2	Drive 19 P04-QP3
				1	0	SD10	Drive 20 P05-QP0	Drive 21 P05-QP1
				1	1	SD11	Drive 22 P05-QP2	Drive 23 P05-QP3
1	0	0	FD4	0	0	SD12	Drive 24 P06-QP0	Drive 25 P06-QP1
				0	1	SD13	Drive 26 P06-QP2	Drive 27 P06-QP3
				1	0	SD14	Drive 28 P07-QP0	Drive 29 P07-QP1
1	0	1	FD5	1	1	SD15	Drive 30 P07-QP2	Drive 31 P07-QP3
				0	0	SD16	Drive 32 P08-QP0	Drive 33 P08-QP1
				0	1	SD17	Drive 34 P08-QP2	Drive 35 P08-QP3
1	0	1	FD6	1	0	SD18	Drive 36 P09-QP0	Drive 37 P09-QP1
				1	1	SD19	Drive 38 P09-QP2	Drive 39 P09-QP3
				0	0	SD20	Drive 40 P10-QP0	Drive 41 P10-QP1
1	1	0	FD7	0	1	SD21	Drive 42 P10-QP2	Drive 43 P10-QP3
				1	0	SD22	Drive 44 P11-QP0	Drive 45 P11-QP1
				1	1	SD23	Drive 46 P11-QP2	Drive 47 P11-QP3
1	1	1	FD7	0	0	SD24	Drive 48 P12-QP0	Drive 49 P12-QP1
				0	1	SD25	Drive 50 P12-QP2	Drive 51 P12-QP3
				1	0	SD26	Drive 52 P13-QP0	Drive 53 P13-QP1
1	1	1	FD7	1	1	SD27	Drive 54 P13-QP2	Drive 55 P13-QP3
				0	0	SD28	Drive 56 P14-QP0	Drive 57 P14-QP1
				0	1	SD29	Drive 58 P14-QP2	Drive 59 P14-QP3
1	1	1	FD7	1	0	SD30	Drive 60 P15-QP0	Drive 61 P15-QP1
				1	1	SD31	Drive 62 P15-QP2	Drive 63 P15-QP3

BINARY DECODE OF ROAR TO SELECT LINES



Select Lines	ROAR Positions				
	5	6	7	8	9
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	-	0	1	1	0
7	-	0	1	1	1
8	-	1	0	0	0
9	-	1	0	0	1
10	-	1	0	1	0
11	-	1	0	1	1
12	-	1	1	0	0
13	-	1	1	0	1
14	-	1	1	1	0
15	-	1	1	1	1
16	1	-	0	0	0
17	1	-	0	0	1
18	1	-	0	1	0
19	1	-	0	1	1
20	1	-	1	0	0
21	1	-	1	0	1

Select Lines 0-5 are decoded from ROAR Pos 5, 6, 7, 8, and 9  
 Select Lines 6-15 are decoded from ROAR Pos 6, 7, 8, and 9  
 Select Lines 16-21 are decoded from ROAR Pos 5, 7, 8, and 9

CROS PLANE LOCATIONS - TOP VIEW






READ-ONLY ADDRESS REGISTER




Driver - Convert to Decimal  
for Driver Number  
(0-3=Plane; 4, A=Quarter Plane\*) .

\*Quarter planes are numbered left to right from pressure plate side





# DC OFF SEQUENCE CHART



# SELECTOR CHANNEL LATCHES

<u>Name</u>	<u>ALD Page</u>
A Clock	GA101
A Clock Output	GA111
Address Compare	GR151
Address In	GS111
Address Req 0-3	GB171
B AC	GG131
B Clock	GA121
B Full	GC171
B Reg	GHxxx
B Reg Gate Ctl	GM101
BC	GR131
BC Decoding	GN191
BC = ER	GC111
BC Mod Req	GF141
BC Mod Enable	GR141
BC Ready	GF141
Bus In, Out	GNxxx
Byte Ctr	GR131
C Full	GT141
C Reg	GHxxx
C Reg Gate	GM111
C Reg Set	GM111
CC Step 0, 1, 2, 3	GA131
Checks, Channel	GE101
Checks From CPU	GD101
Clock A0, A1, Step	GA111
Clock B1, B2	GA121
Compare =, ≠	GR151
Condition Codes	GD141
Cycle Ctr	GA131
DTC	GD101
D1, D2	GA161
EOR Cnt Intlek	GC151
EOR 1, 2	GC151
ER 1, 2	GC111
Finish	GB161
First Byte	GF161
First Word	GF161
Flag Reg	GC161
GP BC Set A, B	GA121

SELECTOR CHANNEL LATCHES (Cont'd)

<u>Name</u>	<u>ALD Page</u>
GP BC Xfer Gt	GC111
GP 1-4	GC101
GP 5-7	GC121
GP 8-11	GC161
Idle Mode	GF111
IF Bus In, Out	GN101
IF Poll	GR121
IF Out Tags	GS131
IF In Tags	GS111
IF Read	GT121
IF Service	GS111
IF Status	GS111
IF Stop	GV101
IF System Reset	GS151
IF Write	GT121
Inh Rd Store	GG131
Inst Inhibit	GD131
Instructions	GD131
Instruction Scan	GF111
ITD Logic	GR111
L1, 2, 3W	GC141
Log-Ind Bus	GPxxx
Log Wd Ctl	GD111
Log-Stop Req	GE121
LS DTC	GD101
LS Enable	GG131
LS Full	GC171
LS Req	GG101
MP C1, C2	GA141
MP C3, C4	GA151
Op In Test	GR101
Op Reg	GC131
Out Tags	GS131
Parity Checker IF	GT101
Parity Generator, Status	GE131
PCI Enable	GG181
PCI Req	GG181
Poll Int End	GR121
Poll Int Rej	GR121
Poll	GR121

## SELECTOR CHANNEL LATCHES (Cont'd)

<u>Name</u>	<u>ALD Page</u>
Pos Reg	GB181
Pos Reg Xfer	GB171
Read Intlk	GC151
Read Op	GC131
Read Bkwd	GC131
Read LS Req	GC101
Read Rdy	GF161
Read Store Req	GG101
Record End	GF111
Reg Xfer (B to C)	GT141
Req Reg 0-3	GB101
Req Reg 4-5	GB111
Req Reg Pri 1, 2	GB141
Req Reg Pri 3	GB151
Req Reg Stat 0, 3, 4	GB131
Req Reg Stat 1, 2	GB121
Req Reg Xfer	GB171
Reset Ctls	GE191
Reset Req	GV111
Sel Out	GR101
Service In	GS111
Sim Ck	GG131
Stat B	GV111
Stat Next	GT161
Stat In	GS111
Stop	GV101
Stop Rel	GV111
Stop Rtne	GV101
Supp Out	GR101
SVC Out Hold	GV151
Tag Gate Generator	GR111
Time Out	GD131
Total Rec Fetch	GF111
UA to Bus 0	GV121
Unit Sel Addr Out	GV121
Unit Sel	GB181
WR Chain Proc	GT131
Wr Chain Rdy	GF161
Wr Fetch Req	GG141
Wr Op	GC131
Wr Ready	GF161

Signal	W 0-7 Bits on the mover- out bus	CPU stats 4-7 Identifies the signal after the stat 3 relay	Function
Interrupt Test I/O	1000 0000	1001	Issued to the multiplexor channel for a device end interrupt. The channel will set the unit status in M (0-7). The unit address is in L (0-7)
Time - out Check	0100 0000	X X X 0	Issued when the channel fails to respond (in 8 cycles) to the time-out signal with a stat 3 reply
Time - out	0010 0000	X X X 0	Issued when the "153 countdown loop" counts to zero without a stat 3 reply
Foul on Start I/O	0001 0000	0010	Issued when the CAW is invalid
Test Channel	0000 1000	0000	Requests the common channel circuits to test the state of the channel addressed by bits 21 - 23 of the L register, and set the condition code to identify the state of the channel
Test I/O	0000 0100	0100	Issued to initiate a channel routine to test the status of the I/O unit addressed by bits 21 - 31 of the L register. The channel either loads the R and M registers with CSW data, or sets the condition code
Halt I/O	0000 0100	0000	Issued to halt the data transfer occurring in the I/O unit addressed by bits 21 - 31 of the L register. The channel either loads the R and M registers with CSW data, or sets the condition code
Start I/O	0000 0001	0010	Issued to initiate the I/O command specified by the CCW - 1 in the M register. The CAW is in the R register and the unit and channel address is in the L register

Common Channel Decode Lines	Emit Field	Function
CECC A - CC Emit 0	0000	Selector channel interrupt routine in process. Generates an immediate stat 3 reply
CECC A - CC Emit 1	0001	<u>Log reset.</u> Resets the selector channel after a selector channel log-out
CECC A - CC Emit 2	0010	<u>Gate Status.</u> Gates the selector channel status to the CPU after a log-out
CECC A - CC Emit 3	0011	Sets the interface register
CECC A - CC Emit 4	0100	Sets the scan channel latch
CECC A - CC Emit 5	0101	Sets the log trigger
CECC A - CC Emit 6	0110	Resets the common channel and multiplexor channel after log-out
CECC A - CC Emit 7	0111	Local store "Write DTC"
CECC B - CC Emit 1	1001	Proceed on Interrupt signal. Selector channel starts to load the L, R, and M registers with CSW data. Multiplexor channel generates an immediate stat 3 reply
CECC B - CC Emit 2	1010	Selector channel end update test
CECC B - CC Emit 3	1011	High speed channel time-out

## REPLIES (Different Combinations are Decoded by the Status of CPU Stats 0, 1, 2, and 3)


Request	X001	X011	X101	X111	Countdown/No Reply
Foul on Start I/O	The start I/O would not have been executed because the subchannel is busy or unavailable. Don't recognize the invalid CAW as a program check. The CC is set to 2 or 3 and the microprogram returns to I-fetch	not valid	The multiplexor channel requests a reset of the countdown. At the moment, the channel is working continuously in multiplex mode	The path is available so the invalid CAW is a program error. Store a program check indication in the CSW, set the condition code to 01, and return to I-fetch	The multiplexor channel is in burst mode, or a circuit malfunction may be causing the problem. A time out signal will be issued to see if the channel is operational
Start I/O	If 1001: The start I/O was initiated on the Mpx ch, and a device end type interrupt may have to be reset. CC is set to 0, 2 or 3. If 0001: The start I/O was initiated on a Sel Ch. CC is set to 0, 2 or 3. Return to I-fetch	An immediate command has been executed, a malfunction has occurred, or the command was not accepted. The reason is indicated in the status of the CSW, the CC is set to 1, and the microprogram returns to I-fetch		not valid	

Request	X001	X011	X101	X111	Countdown/No Reply
Test I/O	The condition code has been set to 00, 10, or 11; return to I-fetch	Load the CSW from the data in the R and M register, set the condition code to 01, and return to I-fetch	<p>The multiplexor channel requests a reset of the countdown. At the moment, the channel is working continuously in multiplex mode</p>	not valid	<p>The multiplexor channel is in burst mode, or a circuit malfunction may be causing the problem. A time out signal will be issued to see if the channel is operational</p>
Halt I/O	The condition code has been set to 00, 10, or 11; return to I-fetch	A multiplex operation has been terminated. Load the unit and channel status into the CSW, set the condition code to 01, and return to I-fetch		not valid	
Proceed on Interrupt	<p><u>Mpx reply:</u> If it was a device end type, issue Interrupt Test I/O</p> <p>If it was any other type, fetch the interrupt data from 'bump', store it in the CSW, and Trap to the new I/O PSW</p>	<p><u>Sel reply:</u> Load the CSW from the data in the R and M registers, and Trap to the new I/O PSW</p>		not valid	



Request	X001	X011	X101	X111	Countdown/No Reply
Test Channel	The condition code has been set to 00, 01, 10, or 11; return to I-fetch	not valid	not valid	not valid	Refer to Sheet 1 or 2
Interrupt Test I/O	not valid	Mpx reply: Load the CSW from the data in the R and M registers and Trap to the new I/O PSW	not valid	not valid	The multiplexor channel is in burst mode. Reset the IB full stat and return to I-fetch
Time-out	The multiplexor channel is operating in burst mode, the condition code is set to 10 (2), and the microprogram returns to I-fetch	not valid	not valid	not valid	<u>Circuit Malfunction</u> Either log the error or store "Ch Ctrl Ck" in the CSW and set the condition code to 01 (Eight cycle) countdown)
Time-out Check	This is the "die" signal to the channel, and no reply is expected				

Legend: X..not important    0..stat is off    1..stat is on



	Control or Data Error in CPU	Data Error in Channel	Control Error in Channel	Time Out	Time-Out Check
Normal Mode with PSW Bit 13=1	<ol style="list-style-type: none"> <li>1. Error set into check reg</li> <li>2. CPU and chan stop</li> <li>3. CPU and chan are logged</li> <li>4. Subchannel is reset</li> <li>5. Machine check trap</li> </ol>	Not applicable	<ol style="list-style-type: none"> <li>1. Same as error in CPU</li> </ol>	<ol style="list-style-type: none"> <li>1. Mpx chan sets log request into CPU check reg</li> <li>2. Same as error in CPU</li> <li>3. If chan is unable to respond, then time out check will occur</li> </ol>	<ol style="list-style-type: none"> <li>1. Common chan sets log request into CPU check reg</li> <li>2. Same as error in CPU</li> </ol>
Normal Mode with PSW Bit 13=0	<ol style="list-style-type: none"> <li>1. Error set into check reg</li> <li>2. When PSW bit 13 goes to 1:               <ol style="list-style-type: none"> <li>a. CPU and chan stop</li> <li>b. CPU and chan are logged</li> <li>c. Currently operating subchannel is reset</li> <li>d. Machine check trap</li> </ol> </li> </ol>	Not applicable	<ol style="list-style-type: none"> <li>1. Error is set into check reg</li> <li>2. Operation on subchannel is terminated by sel reset</li> <li>3. When PSW bit 13 goes to 1:               <ol style="list-style-type: none"> <li>a. CPU and chan are logged</li> <li>b. Currently operating subchannel is reset</li> <li>c. Machine check trap</li> </ol> </li> </ol>	<ol style="list-style-type: none"> <li>1. Mpx chan sets log request into CPU check reg</li> <li>2. Time out check will always occur</li> </ol>	<ol style="list-style-type: none"> <li>1. Common chan sets log request into CPU check reg</li> <li>2. Set CC1</li> <li>3. Load 64 with CCK</li> <li>4. Operation on subchannel is terminated by sel reset</li> <li>5. When bit 13 goes to 1:               <ol style="list-style-type: none"> <li>a. CPU and chan are logged</li> <li>b. Currently operating subchannel is reset</li> <li>c. Machine check trap</li> </ol> </li> </ol>
Stop Mode	<ol style="list-style-type: none"> <li>1. Error set into check reg</li> <li>2. CPU and chan stop</li> </ol>	Not applicable	<ol style="list-style-type: none"> <li>1. Same as error in CPU</li> </ol>	<ol style="list-style-type: none"> <li>1. Mpx sets log request into CPU check reg</li> <li>2. Same as error in CPU</li> <li>3. If chan is unable to set check reg, then time out check</li> </ol>	<ol style="list-style-type: none"> <li>1. Common chan sets log request into CPU check reg</li> <li>2. CPU and chan stop</li> </ol>
Ignore Mode	<ol style="list-style-type: none"> <li>1. Error set into check reg</li> <li>2. No indication to chan</li> <li>3. Operation continues</li> </ol>	Not applicable	<ol style="list-style-type: none"> <li>1. Error is set into check reg</li> <li>2. Subchannel is reset</li> <li>3. Machine check trap (no log out)</li> </ol>	<ol style="list-style-type: none"> <li>1. Ignore time-out signal</li> </ol>	<ol style="list-style-type: none"> <li>1. Common channel sets log request into CPU check reg</li> <li>2. Set CC1</li> <li>3. Load 64 with CK</li> <li>4. Operation on subchannel is terminated by sel reset</li> </ol>

	Control or Data Error in CPU	Data Error in Channel	Control Error in Channel	Time Out	Time-Out Check
Normal Mode with PSW Bit 13=1	<ol style="list-style-type: none"> <li>1. Error set into CPU chk reg</li> <li>2. Ctrl chk sent to ext chan</li> <li>3. Chan stops</li> <li>4. CPU and chan in error logged</li> <li>5. Chan reset</li> <li>6. Mach chk trap</li> </ol>	<ol style="list-style-type: none"> <li>1. Chan stops at end of record with data chk in its status reg</li> <li>2. When chan not masked, as interrupt occurs</li> </ol>	<ol style="list-style-type: none"> <li>1. Chan stops with chan ctrl chk or IF ctrl chk in its status reg</li> <li>2. When chan not masked, a chan log out occurs</li> <li>3. After log out, an interrupt is forced</li> <li>4. Chan is reset</li> </ol>	<ol style="list-style-type: none"> <li>1. Upon receipt of time out, chks for chan error conditions</li> <li>2. If conditions exist, a chan log out is requested</li> <li>3. After log out, CSW* is stored with chan ctrl chk or IF ctrl chk in chan status</li> <li>4. Cond code set to 01 and chan reset</li> <li>5. If error conditions not existing, time out chk occurs</li> </ol>	<ol style="list-style-type: none"> <li>1. Log request set into CPU chk reg</li> </ol> Same as ctrl or data error in CPU
Normal Mode with PSW Bit 13=0	<ol style="list-style-type: none"> <li>1. Error set into CPU chk reg</li> <li>2. Log chan X latch in com chan set</li> <li>3. No error signal sent to ext chan</li> </ol> WHEN PSW BIT 13 = 1: <ol style="list-style-type: none"> <li>4. CPU and chan X are logged</li> <li>5. Chan reset</li> <li>6. Mach chk trap</li> </ol>	Same as above	Same as above	Same as above	<ol style="list-style-type: none"> <li>1. Log request set into CPU chk reg and chan stops with ctrl chk in status reg</li> <li>2. Log chan X latch set</li> <li>3. CSW* is stored and cond code set to 01</li> <li>4. Chan is reset</li> </ol> WHEN PSW BIT 13 = 1: <ol style="list-style-type: none"> <li>5. CPU and chan X logged</li> <li>6. Chan is reset</li> <li>7. Mach chk trap</li> </ol>
Stop Mode or Chan Stop Mode	<ol style="list-style-type: none"> <li>1. Error is displayed in CPU chk reg</li> <li>2. Ctrl chk sent to chan</li> <li>3. CPU and chan stopped</li> </ol>	<ol style="list-style-type: none"> <li>1. Channel stops</li> <li>2. During initial selection, a log reg stops the CPU</li> <li>3. After initial sel, if chan is not masked, a log req stops CPU</li> </ol>	<ol style="list-style-type: none"> <li>1. Channel stops</li> <li>2. During initial selection, a log req stops the CPU</li> <li>3. After initial sel, if chan is not masked, a log req stops the CPU</li> </ol>	<ol style="list-style-type: none"> <li>1. Channel stops</li> <li>2. During initial selection, a log req stops CPU</li> <li>3. After initial sel, if chan is not masked, a log req stops CPU</li> </ol>	<ol style="list-style-type: none"> <li>1. Same as ctrl or data error in CPU</li> </ol>
Ignore Mode	<ol style="list-style-type: none"> <li>1. Error is set into CPU chk reg</li> <li>2. No error signal sent to ext chan</li> </ol>	<ol style="list-style-type: none"> <li>1. Chan stops at end of record with a data chk in its status reg</li> <li>2. When chan not masked, an interrupt is requested</li> </ol> (Same as normal mode with PSW bit 13 = 1)	<ol style="list-style-type: none"> <li>1. Chan stops with chan ctrl chk or IF ctrl chk in its status reg</li> <li>2. When chan not masked, an interrupt is requested</li> </ol> (Same as normal mode with PSW bit 13 = 1, except no log out)	<ol style="list-style-type: none"> <li>1. Ignore time out signal</li> </ol>	<ol style="list-style-type: none"> <li>1. Log request set into CPU chk reg</li> <li>2. CSW* is stored with status chan ctrl chk</li> <li>3. Cond code set to 01</li> <li>4. Chan is reset</li> </ol>

\*Could be partial or complete CSW depending on op code.

Chan Read -- Data errors detected at the interface are corrected (parity inverted).

Chan Write -- Data errors detected at the interface are not corrected.

Chan Stop mode differs from stop mode in that the channel will stop on program, protect, and chain checks detected in channel in addition to above errors when in chan stop mode.

CUT ALONG DOTTED LINE

IBM Field Engineering Handbook, System/360 Model 50, Form Z22-2855-1

From \_\_\_\_\_ Office No. \_\_\_\_\_

Circle one of the comments and explain in the space provided:

Suggested Addition (page \_\_\_) Suggested Deletion (page \_\_\_) Error (page \_\_\_)

Explanation:

FIRST CLASS  
PERMIT NO. 81  
POUGHKEEPSIE, N.Y.

**BUSINESS REPLY MAIL**  
NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

POSTAGE WILL BE PAID BY

IBM Corporation  
P.O. Box 390  
Poughkeepsie, N.Y. 12602

Attn: FE Manuals, Department B96



Printed in U. S. A.      Z22-2855-1

**IBM**<sup>®</sup>

**International Business Machines Corporation  
Field Engineering Division  
112 East Post Road, White Plains, N. Y. 10601**